

Application Note March 1999 AN9602.1

### Introduction

The HI5731 is a 12 bit 100MHz Digital to Analog Converter. This current out DAC is designed for low glitch and high Spurious Free Dynamic Range operation. As a result, this DAC is ideally suited for Signal Reconstruction and DDS (Direct Digital Synthesis) applications due to its inherent low noise design.

#### **Architecture**

The HI5731 DAC is designed with a split architecture to minimize glitch while maximizing linearity. Figure 1 shows the functional architecture of the device. The 8 least significant bits of the converter are derived by a traditional R/2R network to binarily weight the 1.28mA (nominal) current sources. The upper 4, or most significant bits, are implemented as segmented or thermometer decoded current sources. The thermometer decoder converts the

incoming 4 bits to 15 control lines to enable the most significant current sources.

As shown in Figure 2 the thermometer decoder translates the 4 bit binary input data into a decode that enables individual current sources. For example a binary code of 0110 on the data bits D8 through D11 will enable current sources I1, I2, I3, I4, I5, and I6. The thermometer decoding architecture ensures good differential non-linearity, which is further enhanced by the addition of laser trimming. Also, compared to a straight R/2R design, the worst case glitch is greatly reduced since creating the MSB current is the sum of current sources I1 through I8. Overall glitch is therefore reduced by a factor of 16. This also reduces the theoretical switching skew from current source to current source by using identically sized switches with identical gain, leakage, and transient responses.




FIGURE 1. HI5731 BLOCK DIAGRAM




FIGURE 2. THERMOMETER DECODER

### Designing to Minimize Glitch

One cause of Glitch is the time skew between bits of the incoming digital data. Typically the switching time of digital inputs are asymmetrical meaning that the turn off time is faster than the turn on time. Unequal delay paths through the device can cause one current source which is to change before another. To minimize this, the Intersil HI5731 employes an internal register just prior to the current sources which is updated on the rising clock edge. In traditional DACs the worst case glitch usually happens at the major transition i.e., 0111 1111 1111 to 1000 0000 0000. But in the HI5731 the worst case glitch is moved to the 0000 1111 1111 to 1111 000 0000 transition. This is achieved by the split R/2R segmented current source architecture. This decreases the amount of current switching at any one time and reduces the glitch by a factor of 16.

Since the glitch is a transient event, this leads designers to believe that a simple low pass filter can be used to eliminate or reduce the size of the glitch. In effect low pass filtering a glitch tends to "smear" the event and does little to remove the energy of the transient.




FIGURE 3. GLITCH AREA

## Input Timing/Logic Levels

The HI5731 has a maximum clock rate specification of 100MHz. The data setup time before the 50% point of the rising edge of the clock is  $t_{\rm S}=3$ ns (Min) and the hold time is  $t_{\rm H}=0.5$ ns (Min). Logic levels are 0.8V (Max) for an input low and 2.0V (Min) for a logic high. The HI5731 is both TTL and CMOS input compatible.




FIGURE 4. HI5731 DATA TIMING

### Integral Linearity

The HI5731 has an FSR range of 20.48mA. When driving a  $50\Omega$  load the full scale voltage swing is 0V to +0.84V (due to the internal  $227\Omega$  ladder resistance in parallel with the  $50\Omega$  load). Most video and communication applications use a  $1V_{P-P}$  voltage swing which yields 20.48mA full scale current sink capability. With a  $1V_{P-P}$  voltage swing on the HI5731 output an LSB is:

LSB = Full Scale Range/(2N-1)

where N is the number of bits and the Full Scale Range is  $1V_{P-P}$ .

The LSB size for this application is.02mV. To determine the Integral Linearity of the HI5731 the bit weights of each major transition is taken. The Best Fit Straight Line method is used to calculate the overall INL. Measurements are taken at bits 0 through 6 at each bit transition. Then all combinations of the upper 4 bits are measured. Finally some worst case codes are measured and the full scale is measured. Once this is completed a best fit straight line is drawn through the data points and the worst case deviation is determined.

The worst case integral linearity of the HI5731 is specified to be less than 1.5 LSB. The implementation of laser trim assures 12-bit match from current cell to current cell. Figure 5 graphically illustrates the typical linearity performance of the HI5731.




FIGURE 5A. INL TYPICAL PERFORMANCE CURVE




FIGURE 5B. TYPICAL DNL PERFORMANCE CURVE

## Differential Linearity and Missing Codes

For a D/A Converter, the differential non-linearity is the worst case deviation from the ideal step size throughout the entire code range. For the HI5731, this worst case deviation is said to be at most 1.0 LSB in magnitude. For any given D/A converter, to guarantee no missing codes the converter must be monotonic.

The definition of monotonicity is; as the input code is increased the output should increase. When an input code is increased and the output of the DAC does not increase or reverses direction, then this converter is assumed to be non-monotonic, or missing codes.

Monotonicity is guaranteed as long as a DNL value of greater than -1.0 LSB is maintained.

Shown in Figure 6, as the input code increases the output voltage should increase. When an error of greater than 1.0 LSB is incurred, that bit can be assumed to be a missing code since the output did not increase but rather remained the same.





FIGURE 6. DNL EXAMPLE

## The Control Amplifier

The internal control amplifier converts the reference voltage appearing on the REFOUT pin to a reference current via the circuit shown in Figure 7A. The bias voltage generated at the control amplifier output is used to mirror this current in all of the precision current cells.



### Adjusting Full Scale

The  $R_{SET}$  pin is used to set the Full Scale Output Current. The output current is a function of the reference voltage applied to the CONTROL AMP IN pin and the value of the  $R_{SET}$  resistor. To calculate the  $I_{OUT}$  Full Scale Current use the following formula:

I<sub>OUT</sub> Full Scale = 16 x (REF<sub>OUT</sub> IN/R<sub>SET</sub>)

So where  $REF_{OUT} = -1.20V$ 

and  $R_{SFT} = 931\Omega$ 

 $I_{OUT} = -20.62 \text{mA}$ 

To adjust the output full scale current, use a potentiometer in rheostat mode as shown in Figure 8B.




FIGURE 7B. FULL SCALE OUTPUT APPLICATION CIRCUIT

#### The Evaluation Board

The HI5731 Evaluation board is a 1/2 size daughter board designed to interface to the HSP-EVAL board. When used together these boards create a flexible and powerful DDS system. The HSP45116 board is used to generate the high speed digital sine wave patterns for the D/A module. The HI5731 board reconstructs the incoming digital data to an analog representation that can be analyzed on a spectrum analyzer or oscilloscope.

## Plugging In

After setting-up the HSP45116 board and the HI5731 board; power should be applied to the banana jacks. A +5V, and a -5.2V supply will be needed. To reduce noise the power supply leads should be twisted pairs.

Connect the interface cable to an IBM PC or compatible's parallel port. Power should be applied to the board and then run the software directly from floppy disk. To run the software place the floppy disk into drive A: and type:

#### A: NCOMCTRL

the HSP45116 Control Panel will be loaded. To exercise the board the following parameters should be set:

BINFMT# = 0

and then set the Center Frequency to:

### CENTER FREQUENCY = 01000000<sub>HFX</sub>

where the center frequency is in hex. At this point the output of the HI5731 DAC module should be converting a sine wave at 48kHz. Connect the output of the HI5731 module to an oscilloscope.

#### **DDS Interface**

The HSP45116 board is a TTL/CMOS compatible logic board. The HI5731 is a TTL/CMOS compatible logic D/A converter. The design of the DAC module is to interface to the 10 Most Significant Bits of the NCO. The HI5731 module should be plugged into P2 of the HSP-EVAL board.

## Spurious Free Dynamic Range

The Spurious Free Dynamic Range of the HI5731 DAC is the most important specification for communication applications. This specification shows how Integral Linearity, Glitch, and Switching noise affect the spectral purity of the output signal. Several important things must be noted first.

When a quantized signal is reconstructed, certain artifacts are created. Let's take the example of trying to recreate a 1MHz sine wave with a  $1V_{P-P}$  output. In the frequency domain the fundamental should appear at 1MHz as shown in Figure 8.




FIGURE 8. FREQUENCY PLOT OF 1MHz TONE

The fundamental of a pure 1MHz tone should appear as an impulse in the frequency domain at 1MHz. In a sampled system noise terms are produced near the sampling frequencies called aliases. These aliases are related to the fundamental in that they are located at  $\pm f_N$  around the sampling frequency as shown in Figure 9.





FIGURE 9. SAMPLING ALIAS PRODUCTS

So for a 1MHz fundamental and a 5MHz sampling rate an alias term is created at 4MHz and 6MHz. A (SIN)/X function shaping is also induced by sampling a signal. Aliases continue up through the frequency spectrum repeating around the sampling frequency and its harmonics (i.e. 2f<sub>S</sub>, 3f<sub>S</sub>, 4f<sub>S</sub>).

A reconstructed sine wave out of the HI5731 is not ideal and as such has harmonics of the fundamental. The difference between the magnitude of the fundamental and the highest noise spur whether it is harmonically related to the fundamental or not, is the definition of Spurious Free Dynamic Range. Figures 10, through 15 are sample plots taken of the HI5731 at various frequencies. Included are the oscilloscope plots.






FIGURE 10A. OSCILLOSCOPE PLOT

FIGURE 10B. SAMPLE PLOT

FIGURE 10. A 1MHz FUNDAMENTAL TO  $f_{\mbox{\scriptsize S}}$  UNFILTERED




FIGURE 11. A 1MHz FUNDAMENTAL ON A 1MHz SPAN UNFILTERED




FIGURE 12A. OSCILLOSCOPE PLOT





FIGURE 12B. 1MHz FUNDAMENTAL TO NYQUIST WITH A BANDPASS FILTER

FIGURE 12. 1MHz FUNDAMENTAL TO NYQUIST WITH A BANDPASS FILTER






FIGURE 13A. OSCILLOSCOPE PLOT

FIGURE 13B. SAMPLE PLOT

FIGURE 13. A 5MHz FUNDAMENTAL TO fS UNFILTERED





FIGURE 14. A 5MHz FUNDAMENTAL ON A 2MHz SPAN UNFILTERED






FIGURE 15A. OSCILLOSCOPE PLOT

FIGURE 15B. SAMPLE PLOT

FIGURE 15. A 5MHz FUNDAMENTAL TO  $f_{\mbox{\scriptsize S}}$  WITH A BANDPASS FILTER

# **Application Note 9602**

## Using the HSP-EVAL Test Platform

The HSP-EVAL DDS platform allows quick testing of spectral properties of a given DAC. The Numerically Controlled Oscillator/Modulator (NCOM) generates digital sinewave patterns that are loaded into the DAC. The analog output of the DAC is the reconstructed sinewave pattern. The program NCOMCTRL allows downloading of the desired center frequency. The clock or sampling frequency is 25MHz. To determine the center frequency codeword the following formula is used:

Center Frequency<sub>HEX</sub> = (Desired Frequency/25MHz) x  $2^{32}$ 

This 32-bit hexadecimal word will create the fundamental. In order to ensure zero phase offset the cursor should be moved to the LOAD select. Pressing the spacebar the value should be toggled from 1 to 0 and back to 1 again. This will ensure that any previous values in the phase register are cleared and the sinewave pattern is started at zero phase.

The HSP-EVAL setup is powered from the DAC module power-supply banana jacks. The output of the setup can be observed on an oscilloscope or a spectrum analyzer.




FIGURE 16. INTERSIL HI5731/DDS EVALUATION SYSTEM SETUP BLOCK DIAGRAM

# Schematic Diagram




FIGURE 17.




FIGURE 17A. HI5731 SILKSCREEN




FIGURE 17B. HI5731 LAYER 1




FIGURE 17C. HI5731 LAYER 2




FIGURE 17D. HI5731 LAYER 3




FIGURE 18E. HI5731 LAYER 4

All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.

Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site  $\mbox{\ensuremath{\textbf{http://www.intersil.com}}}$